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The hole mobility of the solid-phase-crystallized Ge layer is significantly improved by 8 
controlling the deposition temperature of Ge (50–200 °C) and the Ge thickness (50–500 nm) 9 
and by applying post annealing at 500 °C. The resulting hole mobility, 450 cm2/Vs, is the 10 
highest value to date among that of semiconductor layers directly formed on glass. The 11 
mechanism of the mobility enhancement is discussed from the perspective of three carrier 12 
scattering factors: grain boundary scattering, interface scattering, and impurity scattering. 13 
The high-hole mobility Ge layer formed by the simple fabrication process will be useful for 14 
high-speed thin-film transistors. 15 
 16 
* Author to whom correspondence should be addressed. 17 
Electronic mail: toko@bk.tsukuba.ac.jp 18 
  19 
  2
Ge has attracted attention as the most promising candidate for post-Si material because it 20 
has higher carrier mobility than Si and is compatible with conventional Si process. Effective 21 
mobilities in Ge metal-oxide-semiconductor field-effect-transistors (MOSFETs) have exceeded 22 
those in Si-MOSFETs thanks to the development of device technologies including gate stacks.1–23 
6) Ge on insulator (GOI) technology has been widely studied for lowering the fabrication cost 24 
and improving the device performance of Ge-MOSFETs. Researchers have developed many 25 
techniques for GOIs, such as mechanical transfer,7) oxidation-induced condensation,8–10) 26 
epitaxial growth on Si on insulator,11,12) and rapid-melting growth.13–16) Although these 27 
techniques are attractive for achieving high quality GOIs, the direct low-temperature formation 28 
(< 600 °C) of Ge on arbitrary substrates is desired for lowering the process costs and expanding 29 
the device application. Polycrystalline Ge (poly-Ge) thin films have been directly formed on 30 
glass or plastic substrates at low temperatures using solid-phase crystallization (SPC),17–22) laser 31 
annealing,23–26) chemical vapor deposition,27,28) flash lamp annealing,29) and metal-induced 32 
crystallization.30–34) The performance of the Ge thin film transistors (TFTs), however, has been 33 
no match for that of Si-MOSFETs.20,21,26,29,34) This is attributed to the fact that the carrier 34 
mobilities of the Ge layers are still low (≤ 200 cm2/Vs). In addition, the Ge layers are highly p-35 
doped (> 1017 cm-3) because of point defects generating holes,35) which restricts device 36 
application. To further improve Ge-TFTs, one needs to study not only device technology but 37 
also crystallization techniques. 38 
Toko et al. reported that post annealing (PA) at 500 °C is effective to reduce the point 39 
defects and then the hole concentration of SPC-Ge,17) which allows for the hole mobility of 140 40 
cm2/Vs. On the other hand, Sadoh et al. reported that a thicker film allows for the higher hole 41 
mobility in SPC-GeSn.36) Very recently, we improved the hole mobility of SPC-Ge from 140 42 
cm2/Vs to 340 cm2/Vs by preparing an amorphous Ge (a-Ge) precursor with heating the 43 
substrate.37) This hole mobility was the highest ever recorded for a thin film formed on 44 
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insulators at temperatures below the melting point of Ge (937 °C). In this study, we investigated 45 
the effects of both film thickness and PA on the SPC-Ge and broke the record with a hole 46 
mobility of 450 cm2/Vs. The process temperature was 500 °C, making it possible to fabricate 47 
devices on glass substrates. 48 
In the experiment, the Ge precursors were deposited on SiO2 glass substrates using the 49 
Knudsen cell of a molecular beam deposition system (base pressure: 5 × 10−7 Pa). The 50 
deposition rate was 1.0 nm/min where the sample substrate was not heated. The thickness of 51 
the a-Ge layer, t, ranged from 50 to 500 nm. The substrate temperature during the deposition, 52 
Td, ranged from 50 to 200 °C. We note that Td spontaneously rises from room temperature to 53 
50 °C without heating the substrate because of the heat radiation from the Knudsen cell. The 54 
samples were then loaded into a conventional tube furnace in a N2 (99.9%) atmosphere and 55 
annealed at 450 °C for 5 h to induce SPC. After that, we performed PA at 500 °C for 5 h to 56 
enhance the electrical properties. To avoid sublimation of Ge by reaction with oxygen,17) PA 57 
was performed in a lamp heating furnace in a high-purity Ar (99.9999%) atmosphere.  58 
The as-deposited Ge layers, precursors for SPC, were evaluated using X-ray reflectivity 59 
(XRR) and Raman spectroscopy (spot size 20 µm, wavelength 532 nm). Figure 1(a) shows that 60 
the relationship between the film density of the precursor and Td is different for different t. This 61 
behavior can be explained as follows. As the migration of Ge atoms reaching the substrate 62 
becomes more active, the film density increases and approaches the crystal. Since Ge is difficult 63 
to adhere to SiO2,28) migration is active on the SiO2 substrate. In contrast, because Ge easily 64 
adhere to each other, migration is not active on the Ge film. Reflecting these phenomena, the 65 
film density becomes higher as the film becomes thinner for Td = 50 °C (Fig. 1(a)). The higher 66 
Td, the more the migration is promoted and the film density approaches the crystal, as seen for 67 
t = 100 and 200 nm. Meanwhile, for t = 50 nm, the film density does not approach that of 68 
crystalline Ge. This behavior is not completely understood, but possibly due to residual strain 69 
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in a thin film. In the case of the a-Ge film on a SiO2 substrate, the tensile strain due to the film 70 
formation is more remarkable in the thinner film.38,39) We speculate that the effect of tensile 71 
strain is dominant for t = 50 nm, resulting in a constant density with respect to Td. Figure 1(b) 72 
shows broad peaks near 275 cm-1 corresponding to a-Ge, while Fig. 1(c) shows the sharp peaks 73 
near 300 cm-1 corresponding to crystalline Ge for all samples. These results indicate that the 74 
crystalline Ge nuclei start to form in the a-Ge layer for Td > 150 °C. 75 
After annealing for SPC, the grown Ge layers were evaluated using electron 76 
backscattering diffraction (EBSD) analysis. The EBSD images in Fig. 2(a) show that the grains 77 
are randomly oriented and the grain size strongly depends on both Td and t. Figure 2(b) shows 78 
that there are optimum values for both Td and t. For each t, the grain size expands with the 79 
increase of Td, then turns to shrink. As a result, the grain size reaches the highest value at around 80 
100 ≤ Td ≤ 150 °C. The behavior at Td ≥ 150 °C can be explained by nucleation during 81 
deposition of the precursor.37) On the other hand, the cause of the behavior at Td ≤ 100 °C is not 82 
yet clear, but the process of nucleation and growth may depend on the atomic density of the a-83 
Ge precursor. In order to verify the speculation, further studies to quantitatively determine the 84 
activation energies and frequency factors for nucleation and growth are strongly needed. For t 85 
= 50 nm, the grain size is relatively low over the whole Td. For t ≥ 100 nm, the Td for achieving 86 
the maximum grain size value shifted to higher Td with thicker t. Assuming that the grain size 87 
depends on the precursor density, these behaviors are consistent with the results in Fig. 1(a). 88 
For t ≥ 100 nm, the grain size became smaller with increasing t. This result likely reflects the 89 
increase of bulk nucleation with the increasing t.36,40) As a result of these phenomena, the 90 
maximum grain size value is 3.8 μm for the sample with Td = 100 °C and t = 100 nm. 91 
The electrical properties of the SPC-Ge layers before PA were evaluated using Hall effect 92 
measurements. All samples showed p-type conduction, similar to conventional non-doped poly-93 
Ge.17,27,29,34) This is because point defects in Ge provide shallow acceptor levels and then 94 
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generate holes at room temperature.35) There are three possible locations of point defects: the 95 
interface between Ge and SiO2, Ge grain boundaries, and within Ge grains. Figure 3(a) shows 96 
that hole concentration decreases with increasing t for Td = 50 °C. This behavior is the same as 97 
the previous study on the SPC of GeSn36) and considered to arise from point defects located at 98 
the interface between Ge and SiO2. For t = 50 and 100 nm, the hole concentrations are reduced 99 
for Td > 50 °C. These make the t dependence of the hole concentration small for Td > 50 °C. 100 
These behaviors suggest that the point defects located at the interface between Ge and SiO2 are 101 
reduced by the heating deposition of the precursor. For Td > 50 °C, the hole concentration 102 
increases as Td increases for each t. This behavior can be explained from the perspective of the 103 
point defects located at grain boundaries and within grains. Since the grain boundary decreases 104 
as the grain size increases, point defects due to grain boundaries decrease. Reflecting the change 105 
in grain size with respect to Td (Fig. 2(b)), point defects due to grain boundaries are the lowest 106 
at around Td = 125 °C. On the other hand, in crystal growth, as the growth rate increases, 107 
vacancies are more easily taken into the grain. Since the growth rate increases with increasing 108 
Td,37) higher Td likely provides more vacancies in the Ge grains. As a result of the balance 109 
between the defects in the grain boundary and grain, the hole concentration behaves as shown 110 
in Fig. 3(a) with respect to Td (> 50 °C).  111 
Figure 3(b) shows that the hole mobility of the SPC-Ge layer strongly depends on Td, 112 
except t = 50 nm. For t ≥ 100 nm, the high hole mobilities (> 250 cm2/Vs) at the high-density 113 
amorphous regime (100 ≤ Td ≤ 150 °C) are attributed to both the large grain size and low 114 
potential barrier height of grain boundaries.37) The thicker t tends to provide the higher hole 115 
mobility despite the grain becoming smaller (Fig. 2(b)). These results suggest that the higher 116 
hole mobility with the thicker Ge layer arises from the reduction of the interface scattering. The 117 
highest hole mobility of the SPC-Ge layer before PA is 380 cm2/Vs obtained for Td = 150 °C 118 
and t = 300 nm. For this sample, the limiting factors of hole mobility were discussed as follows. 119 
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From the Matthiessen’s rule, the hole mobility of the Ge layer μ (= 380 cm2/Vs) is expressed 120 
by the following equation:  121 
     
)1(,111=1
othersIP μμμμ

 122 
 123 
where µP, µI, and µothers are the hole mobilities limited by phonon scattering, impurity scattering, 124 
and the other scattering factors, respectively. According to the Irvin’s curve,41) µP and µI are 125 
determined to be 1900 cm2/Vs and 770 cm2/Vs, respectively. Therefore, from the equation (1), 126 
µothers is determined to be 1230 cm2/Vs. These results indicate that the hole mobility in this 127 
sample is dominantly limited by impurity scattering. Therefore, the reduction of the hole 128 
concertation is necessary to further improve the hole mobility. 129 
PA was performed for the samples of the highest hole mobility with each t. Figure 4(a) 130 
shows that the hole concentration decreases by approximately 30% for all samples. This result 131 
suggests that Ge atoms migrated by thermal diffusion and passivated point defects, generating 132 
holes, in the Ge layers. Figure 4(b) shows that the hole mobility increases for all samples. The 133 
improvement of the hole mobility is up to 100 cm2/Vs, though the improvement rate is relatively 134 
small for t = 50 nm. The effect of PA on the electrical properties of 50-nm-thick SPC-Ge agrees 135 
with the previous study.17) Considering the Irvin’s curve and the equation (1), the hole mobility 136 
for t = 50 nm is limited by grain boundary and/or interface scattering, whereas it is dominantly 137 
limited by impurity scattering for t > 50 nm. These facts account for the t dependence of the PA 138 
effect (Fig. 4(b)). Thus, the reduction of the hole concentration by PA led to the hole mobility 139 
of as high as 450 cm2/Vs for t = 400 nm. This Ge layer will be suitable for application to 140 
junctionless type multiple gate FETs including FinFETs.6,29)  141 
In conclusion, we further improved the hole mobility of the SPC-Ge layer by controlling 142 
Td (50–200 °C) and t (50–500 nm) and applying PA (500 °C, 5 h). The resulting hole mobility, 143 
450 cm2/Vs, is the highest value to date among that of semiconductor layers directly formed on 144 
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glass. This achievement is likely attributed to the reduction of the carrier scattering factors: (i) 145 
the interface scattering was reduced by thickening SPC-Ge; (ii) the impurity scattering was 146 
reduced by PA passivating vacancy defects. These results open up the possibility for developing 147 
high-speed complimentary metal-oxide-semiconductor transistors leading to advanced system-148 
in-displays and three-dimensional integrated circuits. 149 
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 220 
FIG. 1. Characteristics of the as-deposited Ge layers before SPC obtained by XRR and Raman 221 
measurement. (a) Density of precursor Ge as a function of Td for t = 50, 100, and 200 nm. The 222 
data for crystalline Ge are shown by the dotted line. (b),(c) Raman spectra for the samples with 223 
Td = (b) 150 °C and (c) 200 °C.  224 
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FIG. 2. Grain size of the SPC-Ge layers. (a) EBSD images of SPC-Ge summarized as the 234 
matrix composed of Td (50, 125, and 175 °C) and t (50, 100, 300, and 500 nm). The colors 235 
indicate the crystal orientation, according to the inserted color key. (b) Td dependence of the 236 
average grain size calculated from the EBSD images for t = 50–500 nm.  237 
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FIG. 3. Electrical properties of the SPC-Ge layers before PA for t = 50–500 nm, obtained by 245 
Hall effect measurement with the van der Pauw method. (a) Hole mobility and (b) hole 246 
concentration as a function of Td.  247 
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FIG. 4. Electrical properties of the SPC-Ge layers for t = 50–500 nm before and after PA at 259 
500 °C for 5 h. (a) Hole mobility and (b) hole concentration as a function of t.  260 
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